- 您现在的位置：买卖IC网 > Sheet目录362800 > EVAL-AD5382EB (Analog Devices, Inc.) 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
32-Channel, 3 V/5 V, Single-Supply,
14-Bit, Voltage Output DAC
AD5382
FEATURES
Guaranteed monotonic
INL error: ±4 LSB max
On-chip 1.25 V/2.5 V, 10 ppm/°C reference
Temperature range: –40°C to +85°C
Rail-to-rail output amplifier
Power-down mode
Package type: 100-lead LQFP (14 mm × 14 mm)
User Interfaces:
Parallel
Serial (SPI/QSPI/MICROWIRE/DSP compatible,
featuring data readback)
I
2
C compatible
Rev.
0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
Tel: 781.329.4700Fax: 781.326.8703
INTEGRATED FUNCTIONS Channel monitor
Simultaneous output update via LDAC
Clear function to user programmable code
Amplifier boost mode to optimize slew rate
User programmable offset and gain adjust
Toggle mode enables square wave generation
Thermal monitor
APPLICATIONS
Variable optical attenuators (VOA)
Level setting (ATE)
Optical micro-electro-mechanical systems (MEMS)
Control systems
Instrumentation
FUNCTIONAL BLOCK DIAGRAM
R
R
VOUT0
DAC 0
DAC
REG 0
INPUT
REG 0
14
14
14
14
14
14
m REG 0
c REG 0
1.25V/2.5V
REFERENCE
POWER-ON
RESET
R
R
VOUT1
VOUT2
VOUT3
VOUT4
VOUT5
DAC 1
DAC
REG 1
INPUT
REG 1
14
14
14
14
14
14
m REG 1
c REG 1
R
R
VOUT6
DAC 6
DAC
REG 6
INPUT
REG 6
14
14
14
14
14
14
m REG 6
c REG 6
R
R
VOUT7
VOUT8
DAC 7
DAC
REG 7
INPUT
REG 7
14
14
14
14
14
14
m REG 7
c REG 7
×4
0
FIFO
+
STATE
MACHINE
+
CONTROL
LOGIC
INTERFACE
CONTROL
LOGIC
DB13/(DIN/SDA)
DB12/(SCLK/SCL)
DB11/(SPI/I2C)
DB10
A4
A0
REG 0
REG 1
RESET
BUSY
CLR
MON_IN1
MON_IN2
MON_IN3
MON_IN4
PD
SER/PAR
FIFO EN
CS/(SYNC/AD0)
WR/(DCEN/AD1)
SDO
36-TO-1
MUX
V
OUT
0………V
OUT
31
MON_OUT
LDAC
VOUT31
DVDD (×3)
DGND (×3)
AVDD (×4)
AGND (×4)
DAC GND (×4)
REFGND
REFOUT/REFIN
SIGNAL GND (×4)
AD5382
DB0
Figure 1.
发布紧急采购，3分钟左右您将得到回复。